The output signal U is amplified, with a low noise differential amplifier (1 nV/I Hz), peak detected, further stretched by a sample and hold (S & H) and then digitized by an ADC (Fig. 3) . <109 to 1012 particles per bunch (ppb), bunch length 4 to 100 ns and position -5 to +5 cm. All signals must be memorized for later treatment.
Beam Current Transformers (BCT)
The high resolution of 107 ppb (1% of 109) is obtained by a careful design3) with the following features: electrostatic and double magnetic shielding of the laminated "Ultraperm 10" toroid core, no ceramic chamber (gap located between isolated vacuum flanges), full rotational symmetry (case isolated from support) and symmetrical magnetic shielded transmission cables. Small input noise bandwidth is obtained by a 3rd order resonance circuit (Fig. 2a) which serves also as passive signal integrator. It can be shown that the amplitude A of the output voltage U(t) is proportional to the integrated beam current IB if T << T (Fig. 2b) . With properly chosen elements the integration can then be replaced by peak detection. This method avoids the usual problems with fast, active integrators.
They are used mainly for detection of synchronisation errors in the beam transfers. The digital intensity information is presented as BCT 1,2,3 (Fig. 5, right) . Pick-Ups (PU) shown in Fig. 6 After every trigger, digital data (1 K, 9 bits) are transferred to the memory of the micro-controller, checked for validity and stored if the signal peak amplitude is more than 3% of full scale. New settings are prepared for the vertical input amplifier, the time base and main-frame of the digitizer.
Apart from data collection and digitizer driving, the micro-controller generates two displays (TV and scope) from one of the 40 stored bunch shapes. The first is a video signal including calibrated graticule, record time and time base; the second is a 60 Hz repetitive y = f(t) signal for oscilloscope viewing. Fig. 12 shows two p The video signal of the TV camera is digitized by an ADC some milliseconds after the beam has passed the screen. One complete picture (256 x 256 dots) is put into memory and then continuously displayed on the monitor via a DAC. Fig. 14 shows the block diagram of the video frame sample and hold. The video signal applied to the buffer is split in 3 channels. The first goes directly to the video mixer and then to the monitor. The second is treated (variable gain and offset) to adjust range and level of the signal before it is applied to the ADC. The third is sent to the sync separator.
A store trigger arms the shift register (SRI) and the memory. The next vertical sync pulse starts the acquisition or read procedure. The burst generator, triggered with the horizontal sync pulse, produces 256 clock pulses for the ADC and the shift register (SR1). After 8 clock pulses (via divider 1/8) the contents of SR1 are loaded into the memory. This is repeated 32 times per line. After 256 lines, the memory contains 8 K bytes and the system switches from the read to the write mode. SR2 is then triggered in a similar way so that the memorized bit sequence is repeated and converted by the DAC. This signal is added to the direct video signal in the mixer. Thus the monitor displays the real time TV The system has been in operation for about two years. Its performance and reliability allows fast set-up and optimisation of single shot transfers.
